

Appl. No. 09/838,678
Supplemental Response sent May 11, 2006
Amendment under 37 CFR 1.116 Expedited Procedure
Examining Group 2183

PATENT

Amendments to the Claims:

This listing of claims will replace all prior versions, and listings, of claims in the application:

Listing of Claims:

- 1 1. (Previously presented): A computing device that provides hardware
2 conversion of control flow in machine code that is executable by said computing device
3 comprising:
4 predicate assignment means for detecting the beginning and the end of a branch
5 domain of original machine code based solely on said original machine code, operation of said
6 predicate assignment means being invisible to instruction set architecture and thereby invisible to
7 a user, said original machine code being executable by a target computing device different from
8 said computing device and by said computing device; and
9 predicate use means for realizing the beginning and the end of said branch domain
10 at execution time, and for selectively enabling and disabling machine code within said branch
11 domain during program execution, operation of said predicate use means being invisible to
12 instruction set architecture and thereby invisible to a user.
- 1 2. (Previously presented): The computing device according to claim 1
2 wherein said predicate assignment means includes a tracking buffer comprising dedicated
3 storage to store branch information in order to make said predicate assignments.
- 1 3. (Previously presented): The computing device according to claim 1,
2 wherein said predicate assignment means is operative to assign a canceling predicate to said
3 branch domain in order to delineate said branch domain.

Appl. No. 09/838,678
Supplemental Response sent May 11, 2006
Amendment under 37 CFR 1.116 Expedited Procedure
Examining Group 2183

PATENT

1 4. (Previously presented); The computing device according to claim 3,
2 wherein said predicate use means further includes dedicated registers for said original machine
3 code in order to effect arbitrary control flow, said branch domain including at least a disjoint
4 branch domain, a nested branch domain, overlapped branch domains, or a combination of said
5 branch domains.

1 5. (Previously presented): A method for providing hardware conversion of
2 control flow to predicates comprising:
3 detecting the beginning and the end of a branch domain of original machine code
4 based solely on said original machine code in a manner that is invisible to instruction set
5 architecture and thereby is invisible to a user, said original machine code being executable within
6 a target computing device different from said computing device;
7 generating from each said branch domain a predicate;
8 associating said predicate with at least one machine code; and thereafter
9 realizing the beginning and the end of said branch domain at execution time and
10 selectively enabling and disabling execution of machine code within said branch domain
11 said machine code being produced by compiling source code which contains at
12 least one conditional branch instruction.

1 6. (Previously presented): The method according to claim 5 wherein said
2 detecting step includes using a tracking buffer to store branch information to make said predicate
3 assignments.

1 7. (Previously presented): The method according to claim 5 wherein said
2 predicate generating step assigns a canceling predicate to said branch domain in order to
3 delineate said branch domain.

Appl. No. 09/838,678
Supplemental Response sent May 11, 2006
Amendment under 37 CFR 1.116 Expedited Procedure
Examining Group 2183

PATENT

1 8. (Previously presented): The method according to claim 7, wherein said
2 predicate generating further includes using dedicated registers for said original machine code in
3 order to effect arbitrary control flow, said branch domain including at least a disjoint branch
4 domain, a nested branch domain, overlapped branched domains, or a combination of said branch
5 domains.

1 9. (Currently amended): A data processor having a first instruction set
2 architecture comprising:
3 first logic to produce domain information indicative of a beginning and an end of
4 a branch domain in original machine code based only on said original machine code, ~~said~~
5 ~~original machine code defined according to a second instruction set architecture different from~~
6 ~~said first instruction set architecture~~, said original machine code being executable by both said
7 data processor and by a target data processor different from said data processor having said
8 ~~second instruction set architecture~~; and
9 second logic responsive to said domain information to detect a beginning and an
10 end of said branch domain during program execution,
11 said second logic configured to selectively enable and disable instructions in said
12 branch domain during program execution.

1 10. (Previously presented): The data processor of claim 9 wherein said first
2 logic includes a tracking buffer to store said domain information.

1 11. (Previously presented): The data processor of claim 9 wherein said
2 domain information comprises an address of a predicate that corresponds to a branch, an address
3 of a canceling predicate that corresponds to said branch, and a target address of said branch.

1 12. (Previously presented): The data processor of claim 9 wherein said branch
2 domain including at least a disjoint branch domain, a nested branch domain, overlapped branch
3 domains, or a combination of said branch domains.